<?xml version="1.0" encoding="UTF-8"?><!-- generator="wordpress/2.0.2" -->
<rss version="2.0" 
	xmlns:content="http://purl.org/rss/1.0/modules/content/">
<channel>
	<title>Comments on: Intel Core 2 Duos Announced for UMPCs (not a trick this time)</title>
	<link>http://www.micropctalk.com/2007/04/06/intel-core-2-duos-announced-for-umpcs-not-a-trick-this-time/</link>
	<description>An enthusiast site for the Sony Vaio Micro PC.</description>
	<pubDate>Thu, 20 Nov 2008 22:24:58 +0000</pubDate>
	<generator>http://wordpress.org/?v=2.0.2</generator>

	<item>
		<title>by: blonde girl get fucked</title>
		<link>http://www.micropctalk.com/2007/04/06/intel-core-2-duos-announced-for-umpcs-not-a-trick-this-time/#comment-23051</link>
		<pubDate>Wed, 08 Aug 2007 03:59:31 +0000</pubDate>
		<guid>http://www.micropctalk.com/2007/04/06/intel-core-2-duos-announced-for-umpcs-not-a-trick-this-time/#comment-23051</guid>
					<description>&lt;strong&gt;blonde girl get fucked...&lt;/strong&gt;

 blonde girl get fucked ...</description>
		<content:encoded><![CDATA[<p><strong>blonde girl get fucked&#8230;</strong></p>
<p> blonde girl get fucked &#8230;
</p>
]]></content:encoded>
				</item>
	<item>
		<title>by: Long</title>
		<link>http://www.micropctalk.com/2007/04/06/intel-core-2-duos-announced-for-umpcs-not-a-trick-this-time/#comment-13754</link>
		<pubDate>Sun, 06 May 2007 05:48:08 +0000</pubDate>
		<guid>http://www.micropctalk.com/2007/04/06/intel-core-2-duos-announced-for-umpcs-not-a-trick-this-time/#comment-13754</guid>
					<description>NY UX proccessors:
CORE SOLO:(TDP: 5W)
&quot;Yonah&quot; (ultra-low-voltage, 65 nm)
All models support: MMX, SSE, SSE2, SSE3, EIST, XD bit (an NX bit implementation), Virtualization Technology 
Steppings: C0 

Models:

Core Solo ULV U1300 SL8W7 1066 MHz 2048 KiB 533 MT/s 8x  5.5 W FCBGA6 April 19, 2006 LE80539UE0042M 

Core Solo ULV U1400 SL8W6 1200 MHz 2048 KiB 533 MT/s 9x  5.5 W FCBGA6 April 19, 2006 LE80538UE0092M 

Core Solo ULV U1500  1333 MHz 2048 KiB 533 MT/s 10x  5.5 W FCBGA6 January 2, 
2007

Intel Already announed CORE DUO since last year but SONY didn't use them for the UX due to its  TDP(Thermal Design Power)  (TDP: 9W):

Yonah&quot; (ultra low-voltage, 65 nm)
Support: MMX, SSE, SSE2, SSE3, EIST, XD bit (an NX bit implementation), Virtualization Technology 
Steppings: C0 

Models:

Core Duo ULV U2400 SL99W 1066 MHz 2048 KiB 533 MT/s 8x 0.762/1.025 V 9W FCBGA6 September 3, 2006 LE80539UE0042M

Core Duo ULV U2500 SL99V 1200 MHz 2048 KiB 533 MT/s 9x 0.762/1.025 V 9W FCBGA6 June 28, 2006 LE80539UE0092M

This is impossible for COre 2 Dou due to its TDP(Thermal Design Power) (Double TDP: 10W) 

 &quot;Merom-2M&quot; (ultra-low-voltage, 65 nm)
Support: MMX, SSE, SSE2, SSE3, SSSE3, Enhanced Intel SpeedStep Technology (EIST), Intel 64 (Intel's x86-64 implementation), XD bit (an NX bit implementation), iAMT2 (Intel Active Management), Virtualization Technology, LaGrande Technology (Intel Trusted Execution Technology) 
Die size: 111 mm² 
Steppings: L2 

Models:

Core 2 Duo ULV U7500 SLA2V 1066 MHz 2048 KiB 533 MT/s 8x 1.075-1.25 V 10 W FCBGA6 April 5 2007 

Core 2 Duo ULV U7600 SLA2U 1200 MHz 2048 KiB 533 MT/s 9x 1.075-1.25 V 10 W FCBGA6 April 5 2007  

Unless SONY has the NEW Battery,

Anyone know the new UX coming soon. I have a talk with SONY style JAPAN and the staff told me that SONY has 3 models for UX a year, which is Jan, May and Oct
But they didnt tell me when and the specs?


LOnG</description>
		<content:encoded><![CDATA[<p>NY UX proccessors:<br />
CORE SOLO:(TDP: 5W)<br />
&#8220;Yonah&#8221; (ultra-low-voltage, 65 nm)<br />
All models support: MMX, SSE, SSE2, SSE3, EIST, XD bit (an NX bit implementation), Virtualization Technology<br />
Steppings: C0 </p>
<p>Models:</p>
<p>Core Solo ULV U1300 SL8W7 1066 MHz 2048 KiB 533 MT/s 8x  5.5 W FCBGA6 April 19, 2006 LE80539UE0042M </p>
<p>Core Solo ULV U1400 SL8W6 1200 MHz 2048 KiB 533 MT/s 9x  5.5 W FCBGA6 April 19, 2006 LE80538UE0092M </p>
<p>Core Solo ULV U1500  1333 MHz 2048 KiB 533 MT/s 10x  5.5 W FCBGA6 January 2,<br />
2007</p>
<p>Intel Already announed CORE DUO since last year but SONY didn&#8217;t use them for the UX due to its  TDP(Thermal Design Power)  (TDP: 9W):</p>
<p>Yonah&#8221; (ultra low-voltage, 65 nm)<br />
Support: MMX, SSE, SSE2, SSE3, EIST, XD bit (an NX bit implementation), Virtualization Technology<br />
Steppings: C0 </p>
<p>Models:</p>
<p>Core Duo ULV U2400 SL99W 1066 MHz 2048 KiB 533 MT/s 8x 0.762/1.025 V 9W FCBGA6 September 3, 2006 LE80539UE0042M</p>
<p>Core Duo ULV U2500 SL99V 1200 MHz 2048 KiB 533 MT/s 9x 0.762/1.025 V 9W FCBGA6 June 28, 2006 LE80539UE0092M</p>
<p>This is impossible for COre 2 Dou due to its TDP(Thermal Design Power) (Double TDP: 10W) </p>
<p> &#8220;Merom-2M&#8221; (ultra-low-voltage, 65 nm)<br />
Support: MMX, SSE, SSE2, SSE3, SSSE3, Enhanced Intel SpeedStep Technology (EIST), Intel 64 (Intel&#8217;s x86-64 implementation), XD bit (an NX bit implementation), iAMT2 (Intel Active Management), Virtualization Technology, LaGrande Technology (Intel Trusted Execution Technology)<br />
Die size: 111 mm²<br />
Steppings: L2 </p>
<p>Models:</p>
<p>Core 2 Duo ULV U7500 SLA2V 1066 MHz 2048 KiB 533 MT/s 8x 1.075-1.25 V 10 W FCBGA6 April 5 2007 </p>
<p>Core 2 Duo ULV U7600 SLA2U 1200 MHz 2048 KiB 533 MT/s 9x 1.075-1.25 V 10 W FCBGA6 April 5 2007  </p>
<p>Unless SONY has the NEW Battery,</p>
<p>Anyone know the new UX coming soon. I have a talk with SONY style JAPAN and the staff told me that SONY has 3 models for UX a year, which is Jan, May and Oct<br />
But they didnt tell me when and the specs?</p>
<p>LOnG
</p>
]]></content:encoded>
				</item>
	<item>
		<title>by: jangel27</title>
		<link>http://www.micropctalk.com/2007/04/06/intel-core-2-duos-announced-for-umpcs-not-a-trick-this-time/#comment-11396</link>
		<pubDate>Fri, 06 Apr 2007 18:13:52 +0000</pubDate>
		<guid>http://www.micropctalk.com/2007/04/06/intel-core-2-duos-announced-for-umpcs-not-a-trick-this-time/#comment-11396</guid>
					<description>I Believe the UX is based on &quot;Napa&quot;, so is very possible a C2D UX in the near furure.</description>
		<content:encoded><![CDATA[<p>I Believe the UX is based on &#8220;Napa&#8221;, so is very possible a C2D UX in the near furure.
</p>
]]></content:encoded>
				</item>
</channel>
</rss>
